




Schematic design notice of "11_BB_POWER_IO" page.




Note 11-1: C214 closed DVDD18_MSDC0 150mll

Note 11-2: C215 closed DVDD28_MSDC1 150mll

Note 11-3: C218 closed DVDD18_MSDC1 150mll

File	02_BB_POWER_IO	Rev	1.0
Document No.	Design Name	Rev	1.0
Document No.	Design Name	Rev	1.0
Document No.	Design Name	Rev	1.0
Document No.	Design Name	Rev	1.0
Document No.	Design Name	Rev	1.0





Schematic design notice of "12_BB_1" page.

Note 12-1: The de-coupling cap. for REPP (AF18 ball) have to be placed as close to BB as possible.

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUXIN ADC input to GND.

Note 12-3: "PWRAP_SPI0_CS0" and "AUXIN_DAT MOSI0" are bootstrap pin to select which interface will be the JTAG pin on the chip.

PWRAP_SPI0_CS0	AUXIN_DAT MOSI0	JTAG Function
default=PD	default=PD	AP JTAG
HI	LO	MD JTAG
HI	HI	SPI0/HTB
LO	LO	SPI0/HTB
LO	HI	MSOC
HI	HI	MSOC

Note 12-4: PWRAP_SPI0_MI / PWRAP_SPI0_MO is DDR type feature in bootstrap

PWRAP_SPI0_MI	PWRAP_SPI0_MO	Booting Interface
default=PD	default=PD	DDR
LO	LO	LPDDR3
LO	HI	N/A
HI	LO	LPDDR3
HI	HI	LPDDR3

Note 12-5: Please set unused IQ pins in NC


Title: 04_BB_2_MPI&GPIO		REV: V10
DOCUMENT NO.: Design Name		Size: D
DEPARTMENT: WINGTECH-SH		DESIGNER: YL
		
DATE: Saturday, May 21, 2022		

The pull up resistor need to be 1% accuracy
NTC=100K



Thermistor to sense AP temperature

1. RT604 must keep a distance about 6-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.




Thermistor to sense Flash LED





Thermistor to sense RF PA temperature

1. RT686 must close to LTE Band 7 PA or the hottest PA <2mm.
2. The distance is the shortest distance from package edge to edge.



Thermistor to sense CHARGE temperature





Schematic design notice of "21_POWER_MT6357_LDO"

Note 21-1: If these power trace can meet LDO layout constraint, these CAP can be NC or removed. Please refer to MT6357 design notice.

Note 21-2: Output cap range please follow MT6357CRV LDO design notice


Note 21-3: Ext Buck BOM option

	Ext. buck option
C801	w/ EXT V52 Buck 10uF
	w/o EXT V52 Buck 25uF

Note 21-4: Please set R803 and R803 close to C826, making star connection among VIO18_PMI, AVDD18_SOC, and EMI_VDD1 near to LDO cap. C826

Please also refer to MT6357 design notice for further detail design information



Note 21-5: Please connect VS2_LDO1(F15) to VS1_PMI if voltage applied to VCAMD(E17) >= 1.3 V



Schematic design notice of "22_POWER_MT6357-IF"


- Note 22-1: Please implement 2520 & 2016 Size TMS PCB co-layout. Please refer to MT6762, MT6357 Co-Clock Design Notice for co-layout guide.
- Note 22-2: 1. Please Connect P1 and R1 ball first and then to GND.
2. Please Connect P2 and N2 ball first and then to GND.
3. Please connect DCOX GND to main GND by independent L1-2 GND via.; DO NOT connect it through L1 GND.
- Note 22-3: Let floating if disable HOMEKEY function.
- Note 22-4: Please follow MT6762, MT6357 Co-Clock Design Notice for Layout guide of VAUX18, then RB101 can use 0-ohm to replace BEAD. Please route VAUX18_P100 with well-ground shielding if using 0-ohm to replace BEAD for AVDD18_AUXADC.
- Note 22-5: Please connect to battery connector.






LDO for VA12

Note: 28-1




Ext. buck LPDDR4X/LPDDR4 VDRAM

Note: 28-4



Ext. Bulk for VS2


Note: 28-2



NOTE: Do not use VCAMD 1.3/1.5/1.8 when VS2 BUCK applied


Ext. buck LPDDR4X VDDQ

Note: 28-4



LPDDR4X/LPDDR4 VDD1 1.8V LDO

Note: 28-5



Schematic design notice of "28_POWER_ThirdParty-Power"

Note 28-1: VA12 Layout placement please close to AP

Note 28-2: VS2 Buck Layout placement please close to PMIC MT6937

Note 28-3: VCN33 LDO Layout placement please close to MT6931


Note 28-4: 1 MT6931 IOPPA Buck Layout Placement please close to LP4XL4
2 MT6931 IOPPA Buck Layout Placement please close to LP4X
3 If DRAM Application is LPDDR4, MT6931 IOPPA NC

Note 28-5: U2810 LDO Layout Placement Please close to LPDDR4X/LPDDR4 VDD1 power ball



Note 28-6: For EM_VDD2_FB and EM_VDD0_FB, please follow MMD rule

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC (>10uF, at PMIC page):
please also refer to MMD and layout guide for placement.


Battery Connector




Guage Resistor



Battery NTC




Battery ID




ADC 0.05-1.45 with 0.3 gap

VBUS OVP




Surge VBUS: 5100V with Overvoltage Protection up to 28V DC
Vovp=10.5V when R3612=47K R3613=6.04K
Vovp=1.2*(1+ R3612/ R3613)


Audio PA-Selection



For FS1512N, R3741=0ohm,C3727=NC,R3701=0ohm
For SIA8102A & AW87318L, R3741=NC, C3727=2.2uF, R3701=NC.




Receiver




Connecting the GNDs together and then to main GND through signal via


MAIN MIC



Earphone L/R



Earphone MIC



Title		35 Earphone	REV: 1.00
DESIGNER: HZ		Design Name	Rev: 1.0
DATE: 2023/10/10		DATE: 2023/10/10	DATE: 2023/10/10
DRAWN: HZ		DATE: 2023/10/10	DATE: 2023/10/10
CHECK: HZ		DATE: 2023/10/10	DATE: 2023/10/10
APPROVE: HZ		DATE: 2023/10/10	DATE: 2023/10/10
DATE: 2023/10/10		DATE: 2023/10/10	DATE: 2023/10/10

Note 62-1: Part # of BEAD6202, BEAD6203, BEAD6204 and BEAD6205 needs changed to "BLM18BD102SN1" for high THD performance (~90dB) but this BOM change will results in FM RSSI 10dB degraded .

Note 62-2: Reserved Cap for CS/RS test, please double check multi-key function when used




Note 62-3:

Component	Value	Component	Value
U1	10k	U2	10k
U3	10k	U4	10k


Note 62-4: Please Select ACC Mode for Operator Project to Pass Electrical MOS Test;
More Information refer to Audio/Speech Design Notice

Note 62-5: Please select R6231 with 0402 size


LCM BTB




Common Mode Filter



LCD Backlight LED Driver




LCD Gate Drive




首件贴电阻，后期贴单电阻

Flash driver




Fingerprint



Title 43.Fingerprint		REV: V10
DOCUMENT NO: Design Name		Rev: 0
DEPARTMENT: WINGTECH-EN	DESIGNAME: YL	
WINGTECH		
Date: Saturday, May 21, 2022	Sheet: 23 of 48	


A Sensor



兼容热式加速度计u4402




ALS/PROXIMITY SENSOR



Power Key / Key Pad

DO NOT put pull-up resistor on PWRKEY



SIDEKEY



FORCE DOWNLOAD




USB




MARK



Battery



UART




Hole




SN




Shield




PCB/Lable





GND Spring




JTAG




USB PD




USB_DP DM




USB CC




Main Camera 50M




Depth Camera 2M




Front Camera 5M




Micro Camera 2M






With WFC, R4507=2.2ohm, R4501=NC
Without WFC, R4507=NC, R4501=2.2ohm



Shielding


Shielding connect to ground






AD_CONVERT_32	AD_CONVERT_32
AD_CONVERT_32	AD_CONVERT_32




TF CARD




56. RF Interface
58. RF_MT6177_Pin_Out
61. Primary_ANT
62. Primary_ASM
64. TRX_LB
65. TRX_MHB
67. RF_MMPA_RF_TX
69. Diversity_ANT
70. Diversity_ASM
72. DRX_LMB
73. DRX_HB
77. WCN_MT6631
78. TCC303
79. NFC_PN553







Power Net Connection



Note:
Refer to design notice

Note:
Reserve at least one tuning cap. For PMIC VPA total cap required
the total cap at RF side should be in 6.2uF +/-5%.

B28B TX

B28A TX

B5 TX

B2 TX

B1 TX

B3 TX

B4/B66 TX

B38/41 TRX

B7 TX

B40 TRX

B8 TX

B13 TX

3/4G_PAIN_LB


3/4G_PAIN_MB


3/4G_PAIN_HB

Close to MT6177M

B38/40/41 PRX

Note:
Please use the phase3 RM_PA to support B1/3 CA
4G PA input need LFF for harmonic rejection









[illegible]

The schematic diagram illustrates the input stage of the 741 op-amp. It features a differential pair of NPN transistors, Q101 and Q102, with their emitters connected to a common emitter resistor, RE, which is grounded. The bases of these transistors are biased by a voltage divider consisting of resistors R1 and R2, connected to the positive supply voltage VCC. The collectors of Q101 and Q102 are connected to a load resistor, RL, and a coupling capacitor, C1, which leads to the next stage. The diagram is labeled with component values and node names: VCC, R1, R2, Q101, Q102, RE, RL, C1, and the next stage input. The output of the first stage is labeled as the input to the second stage.

[illegible]



2.4G Wi-Fi BT GPS



File Name	Reserved	File Ver	1.0
Document No.	Design Spec	Rev	1
Author	Wingtech	Reviewer	Wingtech
WINGTECH			
Date	2015.05.21	Rev	1.0

